RZSLASHT1 datasheet(102/139 Pages) RENESAS

102 / 139 page

R01DS0228EJ0200 Rev.2.00

Page 102 of 139

Jun. 30, 2025

RZ/T1 Group

2. Electrical Characteristics

2.4.5.8

SCIFA Timing

Note 1. tSEcyc: SERICLK cycle

Note 2. When the SEMR.ABCS0 bit = 1 and the SEMR.BGDM bit = 1

Table 2.26

SCIFA Timing

Output load conditions: VOH = VCCQ33 × 0.5, VOL1 = VCCQ33 × 0.5, C = 30 pF

Item

Symbol min*1

max*1

Unit*1

Test

Conditions

SCIFA

Input clock cycle

Asynchronous

tScyc

4―

tSEcyc

Figure 2.50

Clock

synchronous

―

Input clock pulse width

tSCKW

0.4

0.6

tScyc

Input clock rising time

tSCKr

―5

Input clock falling time

tSCKf

―5

Output clock cycle

Asynchronous*2

tScyc

8―

tSEcyc

Clock

synchronous

4―

Output clock pulse width

tSCKW

0.4

0.6

tScyc

Output clock rising time

tSCKr

―9

Output clock falling time

tSCKf

―9

Transmit data delay time

Internal clock

tTXD

-10

Figure 2.51

External clock

3 × tSEcyc

4 × tSEcyc + 20

Receive data setup time

Internal clock

tRXS

3 × tSEcyc + 20

―

External clock

tSEcyc + 10

―

Receive data hold time

Internal clock

tRXH

-3 × tSEcyc

―ns

External clock

2 × tSEcyc + 10

―

Figure 2.50

SCK Clock Input Timing

tSCKW

tSCKr

tSCKf

tScyc

SCKn

(n = 0 to 4)

RZ/T1 Datasheet(PDF) 102 Page - Renesas Technology Corp

RZ/T1 Datasheet(HTML) 102 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL