| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
RZ/T1 Datasheet(PDF) 114 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/T1 Datasheet(HTML) 114 Page - Renesas Technology Corp |
|
114 / 139 page ![]() R01DS0228EJ0200 Rev.2.00 Page 114 of 139 Jun. 30, 2025 RZ/T1 Group 2. Electrical Characteristics 2.4.5.12 Serial Sound Interface Timing Table 2.30 Serial Sound Interface Timing Output load conditions: VOH = VCCQ33 × 0.5, VOL1 = VCCQ33 × 0.5, C = 30 pF Item Symbol Min. Max. Unit Test Conditions SSI AUDIO_CLK input frequency tAUDIO 150 MHz Output clock cycle tO 150 64000 ns Figure 2.65 Input clock cycle tI 150 64000 ns Clock high level tHC 60 ― ns Clock low level tLC 60 ― ns Clock rising time tRC ―25 ns Data delay time tDTR -5 25 ns Figure 2.66, Figure 2.67 Setup time tSR 25 ― ns Hold time tHTR 25 ― ns WS change edge SSITXD0 output delay TDTRW ― 25 ns Figure 2.68 Figure 2.65 Clock Input/Output Timing Figure 2.66 Transmit/Receive Timing (SSISCK0 Rising Synchronous) SSISCK0 tHC tLC tRC tI, tO tSR tHTR tDTR SSISCK0 (input or output) SSIWS0, SSIRXD0 (input) SSIWS0, SSITXD0 (output) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |