MP2884A datasheet(11/107 Pages) MPS

11 / 107 page

MP2884A – DIGITAL PWM CONTROLLER WITH PMBUS AND PWM-VID

MP2884A Rev. 1.01

www.MonolithicPower.com

12/25/2018

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 12V, COUT = 6400μF, RIMON = 4.42kΩ, PGOOD is pulled up to +3.3V. TA = +25°C, unless

otherwise noted.

PSI Changes between High- and

Middle-State

Enable APS, low phase count = 1, IOUT = 20A

(2-phase running according to APS levels)

PSI Changes between High and Low

Enable APS, low phase count = 1, IOUT = 20A

(2-phase running according to APS levels)

CH4: PSI

1V/div.

CH1: PWM1

3V/div.

CH2: PWM2

3V/div.

CH3: PWM3

3V/div.

CH4: PSI

1V/div.

CH1: PWM1

3V/div.

CH2:

PWM2

3V/div.

CH3:

PWM3

3V/div.

50µs/div.

OVP

VIN = 12V, VDD = 1V, OVP delay time = 0.5µs,

latch-off mode

UVP

VIN = 12V, VDD = 1V, UVP delay time = 400µs,

latch-off mode

CH4: VDD

300mV/div.

CH3:

CS1/os=1.23V

400mV/div.

CH1: PWM1

3V/div.

CH2: VPG

3V/div.

CH4: VDD

300mV/div.

CH3:

CS1/os=

1.23V

400mV/div.

CH1: PWM1

3V/div.

CH2: VPG

3V/div.

10µs/div.

500µs/div.

OCP

VIN = 12V, VDD = 1V, OCP threshold = 500A,

check time = 200µs, latch-off mode

OTP

VIN = 12V, VDD = 1V, TJ = (100°C/V) * VTEMP +

10°C, OTP threshold = 120°C, latch-off mode

CH4: VDD

400mV/div.

CH3:

Vlmon

(2.34mV/A)

500mV/div.

CH1: PWM1

3V/div.

CH2: VPG

3V/div.

CH4: VDD

400mV/div.

CH3:VTEMP

500mV/div.

CH1: PWM1

3V/div.

CH2: VPG

3V/div.

50µs/div.

5ms/div.

MP2884A Datasheet(PDF) 11 Page - Monolithic Power Systems

MP2884A Datasheet(HTML) 11 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL