RZSLASHT2L datasheet(39/103 Pages) RENESAS

39 / 103 page

Table 2.22

Bus timing (2 of 2)

Conditions: VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), Tjmin = −20°C

Parameter

Symbol

CKIO = 1/tCKcyc*1

(Max 100 MHz)

Unit

Reference Figure

Min.

Max.

Read data hold time 2

tRDH2

2.5

—

Figure 2.19 to Figure 2.22,

Figure 2.27 to Figure 2.29

Read data hold time 3

tRDH3

—

Figure 2.18

Write enable delay time 1

tWED1

1/2tCKcyc

1/2tCKcyc + 8

Figure 2.11 to Figure 2.16

Write enable delay time 2

tWED2

—

Figure 2.17

Write data delay time 1

tWDD1

—

Figure 2.11 to Figure 2.17

Write data delay time 2

tWDD2

—

Figure 2.23 to Figure 2.26,

Figure 2.30 to Figure 2.32

Write data hold time 1

tWDH1

—

Figure 2.11 to Figure 2.17

Write data hold time 2

tWDH2

1.3

—

Figure 2.23 to Figure 2.26,

Figure 2.30 to Figure 2.32

Write data hold time 4

tWDH4

—

Figure 2.11 to Figure 2.15

WAIT# setup time*3

High-drive output

tWTS

1/2tCKcyc + 4.5 —

Figure 2.12 to Figure 2.18

Normal output

1/2tCKcyc + 8

—

WAIT# hold time

tWTH

1/2tCKcyc + 3.5 —

Figure 2.12 to Figure 2.18

RAS# delay time 1

tRASD1

1.3

Figure 2.19 to Figure 2.35

CAS# delay time 1

tCASD1

1.3

Figure 2.19 to Figure 2.35

DQM delay time 1

tDQMD1

1.3

Figure 2.19 to Figure 2.32

CKE delay time 1

tCKED1

1.3

Figure 2.34

AH# delay time

tAHD

1/2tCKcyc

1/2tCKcyc + 8

Figure 2.15

Multiplex address delay time

tMAD

—

Figure 2.15

Multiplex address hold time

tMAH

—

Figure 2.15

Address setup time to AH#

tAVVH

1/2tCKcyc − 2

—

Figure 2.15

DACK/TEND delay time

tDACD

See section 2.5.4. DMAC

Timing

Figure 2.11 to Figure 2.32

Note:

Notation of 1/2tCKcyc in the delay time, setup time, and hold time shows 1/2 cycles from the clock rising edge, that is, the reference

of clock falling.

Note 1. Take the number of cycles of waiting that suits the system configuration into consideration with regard to the fmax value for CKIO

(the external bus clock). When CKIO is running at 50 MHz or a higher frequency, select high drive output.

Note 2. These are values when SDRAM (CSnBCR.TYPE[2:0] = 100b) is selected in the CSn space bus control register (CSnBCR) and

high-drive output is selected for CKIO.

Note 3. These are values when high-drive output and normal output are respectively selected for CKIO.

RZ/T2L Datasheet

2. Electrical Characteristics

R01DS0409EJ0130 Rev.1.30

Feb 27, 2026

Page 39 of 103

RZ/T2L Datasheet(PDF) 39 Page - Renesas Technology Corp

RZ/T2L Datasheet(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL