Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

AMD-K6-2E/400AMZ Datasheet(PDF) 198 Page - Advanced Micro Devices

No. de pieza AMD-K6-2E/400AMZ
Descripción Electrónicos  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/400AMZ Datasheet(HTML) 198 Page - Advanced Micro Devices

Back Button AMD-K6-2E/400AMZ Datasheet HTML 194Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 195Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 196Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 197Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 198Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 199Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 200Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 201Page - Advanced Micro Devices AMD-K6-2E/400AMZ Datasheet HTML 202Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 332 page
background image
180
Power-On Configuration and Initialization
Chapter 7
AMD-K6™-2E Processor Data Sheet
22529B/0—January 2000
Preliminary Information
7.2
RESET Requirements
During the initial power-on reset of the processor, RESET must
remain asserted for a minimum of 1.0 ms after CLK and VCC
reach specification. (See “CLK Switching Characteristics” on
page 267 for clock specifications. See “Electrical Data” on page
253 for VCC specifications.)
D u r i n g a w a r m re set while CLK and V CC are wit h in
specification, RESET must remain asserted for a minimum of
15 clocks prior to its negation.
7.3
State of Processor After RESET
Output Signals
Table 29 show s the state of all proc essor outputs and
bidirectional signals immediately after RESET is sampled
asserted.
Registers
Table 30 on page 181 shows the state of all architecture
registers and Model-Specific Registers (MSRs) after the
processor has completed its initialization due to the recognition
of the assertion of RESET.
Table 29. Output Signal State After RESET
Signal
State
Signal
State
A[31:3], AP
Floating
LOCK#
High
ADS#, ADSC#
High
M/IO#
Low
APCHK#
High
PCD
Low
BE[7:0]#
Floating
PCHK#
High
BREQ
Low
PWT
Low
CACHE#
High
SCYC
Low
D/C#
Low
SMIACT#
High
D[63:0], DP[7:0]
Floating
TDO
Floating
FERR#
High
VCC2DET
Low
HIT#
High
VCC2H/L#
Low
HITM#
High
W/R#
Low
HLDA
Low
––



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com